






+



1/21






+




+

3/21



+

FIG. 9




+

POSSIBLE REQUEST QUEUE STRUCTURES


3rd. PACKET 2nd. PACKET 1st. PACKET

FIG. 10a



5/21


FIG. 10b




+

+

POSSIBLE RESPONSE QUEUE STRUCTURES




6/21



+

FIG. 12



OPTION:1





FIG. 13b






FIG.14

10/21

FIG. 15




FIG. 16





FIG. 17



11/21

FIG. 18

RESPONSE PACKET






FIG. 19

REQUEST PACKET
FOR A LOAD



REQUEST PACKET
FOR A STORE



K OF EACH WHERE K IS
THE NUMBER OF STORES
IN THE STORE ACCUMU-
LATOR.

FIG. 20

HOST CHIP TRANSMIT HALF




FIG. 21

RECEIVE HALF HOST CHIP





FIG. 22

MEMORY CHIP RECEIVE HALF



+



16/21

FIG. 24






FIG. 25




17/21
FIG. 26

POSSIBLE RESPONSE PACKETS FOR A REQUEST
 WHEN ACCESS TO TLB AND OR BTB IN THE
 PROCESSOR IS AVAILABLE



FOR PROGRAMS WITH VERY HIGH LOCALITY
 (GRAPHICS, MULTIMEDIA ETC.)
 RESPONSE PACKET



18/21

FIG. 27

PROCESSOR NODE RECEIVE PROTOCOL

FOR PRESENT DETAILED IMPLEMENTATION, THE MEMORY NODE IS EXPECTED TO SEND ONLY THE FOLLOWING PACKETS.




FIG. 28
PROCESSOR NODE TRANSMIT PROTOCOL

ALL ACTIONS WITHIN [] HAPPEN IN PARALLEL
CHECK LOAD OR STORE *1




FIG. 30
MEMORY NODE TRANSMIT PROTOCOL

